Pre-Summer Special Limited Time 70% Discount Offer - Ends in 0d 00h 00m 00s - Coupon code = getmirror

Pass the ARM AAE EN0-001 Questions and answers with ExamsMirror

Practice at least 50% of the questions to maximize your chances of passing.
Exam EN0-001 Premium Access

View all detail and faqs for the EN0-001 exam


727 Students Passed

96% Average Score

97% Same Questions
Viewing page 3 out of 7 pages
Viewing questions 21-30 out of questions
Questions # 21:

Is it possible to use an interrupt controller based on the Generic Interrupt Controller (GIC) architecture in a device built around a single core Cortex-A9 MPCore processor?

Options:

A.

No, they are completely incompatible

B.

Yes, all Cortex-A9 MPCore processors include an integrated GIC

C.

Yes, but a dummy second processor has to be included

D.

No, a GIC is only compatible with multi-core Cortex-A9 processors

Questions # 22:

A deeply embedded real-time industrial control system is missing some hard real-time interrupt deadlines. Which of the following performance analysis techniques is the most suitable for identifying which routines are causing the problem?

Options:

A.

Use an ETM instruction trace profiler, which outputs information about the program as it runs

B.

Add some serial logging to the software, which outputs information about the program as it runs

C.

Add a new interrupt handler, which is triggered off a timer, and dump information about the interrupted process

D.

Use a JTAG sample-based profiler, which periodically halts the CPU, and dumps information about the interrupted process

Questions # 23:

The following pair of functions implement a simple mutex spinlock which might be used to protect a critical code section in a multi-threaded application. The address of the lock variable is in r0.

Question # 23

In order to minimize power while waiting for the lock to be available. SEV and WFE instructions can be used to place the processor in a low power state while waiting for the lock to become available. At which points should these instructions be placed?

Questions # 24:

A simple system comprises of the following memory map:

Flash - 0x0 to 0x7FFF

RAM - 0x10000 to 0X17FFF

When conforming to the ABI, which of the following is a suitable initial value for the stack pointer?

Options:

A.

Top address of RAM (0x18000)

B.

Top address of flash (0x8000)

C.

Bottom address of RAM (0x10000)

D.

Bottom address of flash (0x0000)

Questions # 25:

Which of the following properties is a required characteristic of a Symmetric Multiprocessing (SMP) system?

Options:

A.

All processors have the same view of memory

B.

An even number of processors is included

C.

All processors run in the same power state

D.

All processors switch between operating system tasks in lock-step

Questions # 26:

Using a lower optimization level when compiling will:

Options:

A.

Produce faster code.

B.

Produce smaller code.

C.

Produce non standard-compliant code.

D.

Produce code that might be easier to debug.

Questions # 27:

An advantage of removable flash memory over built-in flash memory is that:

Options:

A.

Storage can be easily replaced, for example to increase capacity.

B.

It is quicker to access, providing far greater bandwidth for read operations.

C.

It has a longer life, indicated by being rated for a higher number of write cycles.

D.

It takes up less physical space in a device, and does not require any space on the printed circuit board.

Questions # 28:

On an ARM processor that does not implement Security Extensions, which one of the following can be the starting address of the exception vector table?

Options:

A.

0xFFFFFFFF

B.

0xFFFFFFF0

C.

0xFFFF0000

D.

0x0000FFFF

Questions # 29:

Which of the following operations would count as intrusive to normal processor operation?

Options:

A.

Tracing using Embedded Trace Macrocell (ETM)

B.

Halt mode debugging

C.

Monitor mode debugging

D.

Using the Performance Monitor Unit

Questions # 30:

In a Cortex-A9 processor, when the Memory Management Unit (MMU) is disabled, which of the following statements is TRUE? (VA is the virtual address and PA is the physical address)

Options:

A.

VA == PA; No address translations; instructions and data are not cached

B.

VA! = PA; No address translations; instructions may be cached but not data

C.

VA == PA; Address translations take place; data may be cached but not instructions

D.

VA == PA; No address translations; instructions may be cached but not data

Viewing page 3 out of 7 pages
Viewing questions 21-30 out of questions
TOP CODES

TOP CODES

Top selling exam codes in the certification world, popular, in demand and updated to help you pass on the first try.